



10G PON Chipset

System Package 1.18.2

for

10G PON Chipset PRX120

10G PON Chipset PRX126

10G PON Chipset PRX321

Release Notes

MaxLinear Confidential

Revision 1.0, 2023-07-04

Reference ID 620989

Positron Access
Martin Brouillard
mbrouillard@positronaccess.com
Sep 13, 2023 03:59PM (GMT+00:00)

Legal Notice

The content of this document is furnished for informational use only, is subject to change without notice, and should not be construed as a commitment by MaxLinear, Inc. MaxLinear, Inc. assumes no responsibility or liability for any errors or inaccuracies that may appear in the informational content contained in this document. Complying with all applicable copyright laws is the responsibility of the user. Without limiting the rights under copyright, no part of this document may be reproduced into, stored in, or introduced into a retrieval system, or transmitted in any form or by any means (electronic, mechanical, photocopying, recording, or otherwise), or for any purpose, without the express written permission of MaxLinear, Inc.

EXCEPT AS OTHERWISE PROVIDED EXPRESSLY IN WRITING BY MAXLINEAR, AND TO THE MAXIMUM EXTENT PERMITTED BY LAW: (A) THE MAXLINEAR PRODUCTS ARE PROVIDED ON AN "AS IS" BASIS WITHOUT REPRESENTATIONS OR WARRANTIES OF ANY KIND, INCLUDING WITHOUT LIMITATION ANY IMPLIED OR STATUTORY WARRANTIES AND ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, NON-INFRINGEMENT, OR TITLE; AND (B) MAXLINEAR DOES NOT GUARANTEE THAT THE PRODUCTS WILL BE FREE OF ERRORS OR DEFECTS. MAXLINEAR PRODUCTS SHOULD NOT BE USED IN ANY EMERGENCY, SECURITY, MILITARY, LIFE-SAVING, OR OTHER CRITICAL USE CASE WHERE A FAILURE OR MALFUNCTION COULD CAUSE PERSONAL INJURY OR DEATH, OR DAMAGE TO OR LOSS OF PROPERTY. USERS ASSUME ALL RISK FOR USING THE MAXLINEAR PRODUCTS IN SUCH USE CASE. CUSTOMERS AND USERS ARE SOLELY RESPONSIBLE FOR USING THEIR OWN SKILL AND JUDGMENT TO DETERMINE WHETHER MAXLINEAR PRODUCTS ARE SUITABLE FOR THE INTENDED USE CASE.

MaxLinear, Inc. may have patents, patent applications, trademarks, copyrights, or other intellectual property rights covering subject matter in this document. Except as expressly provided in any written license agreement from MaxLinear, Inc., the furnishing of this document does not give you any license to these patents, trademarks, copyrights, or other intellectual property.

MaxLinear, the MaxLinear logo, any other MaxLinear trademarks (including but not limited to MxL, Full-Spectrum Capture, FSC, AirPHY, Puma, AnyWAN, VectorBoost, MXL WARE, and Panther), and the MaxLinear logo on the products sold are all property of MaxLinear, Inc. or one of MaxLinear's subsidiaries in the U.S.A. and other countries. All rights reserved.

All third-party products, company names and logos are trademarks™ or registered® trademarks and remain the property of their respective holders/owners. Use of such marks does not imply any affiliation with, sponsorship or endorsement by the owners/holders of such trademarks. All references by MaxLinear to third party trademarks are intended to constitute nominative fair use under applicable trademark laws.

The URLs provided are for informational purposes only; they do not constitute an endorsement or an approval by MaxLinear of any of the products or services of the corporation or organization or individual. MaxLinear bears no responsibility for the accuracy, legality or content of the external site or for that of subsequent links. Contact the external site for answers to questions regarding its content.

© 2023 MaxLinear, Inc. All rights reserved.

MaxLinear, Inc.
5966 La Place Court, Suite 100
Carlsbad, CA 92008
Tel.: +1 (760) 692-0711
Fax: +1 (760) 444-8598
www.maxlinear.com

Revision History

Current: Revision 1.0, 2023-07-04

Previous: None

Page	Initial release

Positron Access
Martin Brouillard
mbrouillard@positronaccess.com
Sep 13, 2023 03:59PM (GMT+00:00)

Third-Party Trademark and Registered Trademark Declarations

Aquantia®	Aquantia is a registered trademark of Marvell or its affiliates.
Atheros®	Atheros is a trademark of Qualcomm Atheros Inc., a subsidiary of Qualcomm Incorporated.
IEEE®	IEEE, the IEEE logo, and other IEEE logos and titles are registered trademarks or service marks of The Institute of Electrical and Electronics Engineers, Incorporated.
Intel®	Intel and the Intel logo are trademarks of Intel Corporation or its subsidiaries.
ITU-T®	ITU-T is a registered trademark of the ITU, a specialized agency of the United Nations.
Linux®	Linux® is the registered trademark of Linus Torvalds in the U.S. and other countries.
MACOM®	MACOM, M/A-COM, MACOM Technology Solutions, MACOM Tech, Partners in RF & Microwave, Partners from RF to Light and related logos are trademarks of MACOM Technology Solutions Holdings, Inc.
Marvell®	Marvell and the Marvell logo are trademarks of Marvell or its affiliates. Visit https://www.marvell.com/company/trademarks.html for a list of Marvell trademarks.
OpenWrt®	OpenWrt is a registered trademark owned by Software in the Public Interest, Inc.
Realtek®	Realtek is a trademark of Realtek Semiconductor Corporation.
Semtech®	Semtech® mark and logo, LoRa® mark and logo, and variants thereof, and other trademarks used by Semtech are registered or unregistered trademarks of Semtech and/or its affiliates.
Source Photonics®	Source Photonics is a registered trademark of Source Photonics, Inc.
Spirent®	Spirent and the Spirent logo are trademarks or registered trademarks of Spirent Communications plc.
Vitesse®	Vitesse is a registered trademark of Microchip in the U.S.A. and other countries.

All other trademarks or registered trademarks are the property of their respective holders/owners.

Preface

This document gives an overview of the supported features, latest changes, and open issues for the 10G PON Chipset System Package 1.18.2, where “1.18.2” is a label for the feature set described in [Chapter 4](#).

[Table 2](#) lists the components of the system package, which is released for the devices listed under “Hardware Components”.

There will be future functional and security updates of the 10G PON Chipset System Package.

Positron Access
Martin Brouillard
mbrouillard@positronaccess.com
Sep 13, 2023 03:59PM (GMT+00:00)

1 Delivery Content

Table 1 lists the contents of the 620990_UGW-8.x_master-10GPON-1.18.2-SW-CD_Rev1.0.zip file.

Table 1 Contents

Item	Filename
Installation Script File	install.sh
License File	MaxLinear-UGW-SLA
Readme File	README

The zip file is available at maxlinear.com/mymxl.

Positron Access
Martin Brouillard
mbrouillard@positronaccess.com
Sep 13, 2023 03:59PM (GMT+00:00)

2 New Features

The SDK 1.18.2 is a maintenance release.

[Chapter 5](#) lists the improvements and fixes.

Positron Access
Martin Brouillard
mbrouillard@positronaccess.com
Sep 13, 2023 03:59PM (GMT+00:00)

3 Components and Module Versions

This chapter enumerates the components that belong to the system package. These components are available via your local technical support or sales team.

Table 2 Components of the 10G PON Chipset System Package 1.18.2

Component Type	Version	Comment
Hardware Components		
PRX120	PRX120B0BC PRX120B1BC PRX120B2BC	Refer to [1]
PRX126	PRX126B0BI PRX126B1BI PRX126B2BI	Refer to [2], [8], and [9]
PRX321	PRX321B0BI PRX321B1BI PRX321B2BI	Refer to [3], [7], and [10]
Software Components (only the major functional components are listed)		
Software Package Version	1.18.2	This SDK patch is based on OpenWrt/LEDE.
OpenWrt/LEDE	19.07	Linux distribution for embedded devices
Linux Kernel Version	4.9.308	–
Cross Compiler GCC	8.3.0	–
UBOOT	2016.07 / 3.1.261	Boot loader
PON FAPI Library	1.22.9	PON subsystem functional API
PON Adapter Library	1.14.8	Interface layer between OMCI stack and PON FAPI
PON Mailbox Driver	1.20.8	Interface handler between PON FAPI and PON firmware
PON Multicast Driver	1.10.4	Kernel and user API multicast control driver
PON Network Library	1.18.10	PON subsystem network API
PON Image Library	2.1.3	PON image upgrade library
PON Tools	1.7.2	PON subsystem tools
PON ToD Daemon	1.2.0	–
OMCI Stack	8.15.18	ITU PON ONU management stack
Voice TAPI	4.24.0.0	–
Data Path Manager	1.0.0.124	–
SFP Two-Wire Slave Driver	1.1.1	–
PON EEPROM Library	3.5.0	SFP EEPROM interface layer
IFXOS Library	1.7.2	–
CLI Library	2.9.0	Command line interface for debugging
PRX321/PRX120 GPHY Firmware	879D _H	B0 firmware for the integrated Ethernet PHY module
PON Firmware	3.21.0.3.23 3.21.1.3.23	XGS-PON firmware for the integrated PON TC module G-PON firmware for the integrated PON TC module
PPv4 QoS Firmware	1.4.32	Firmware for the integrated QoS module

Components and Module Versions

Table 2 Components of the 10G PON Chipset System Package 1.18.2 (cont'd)

Component Type	Version	Comment
SFP Two-Wire Slave Firmware	1.0.2.1.24	Firmware for the integrated SFP two-wire slave module
Documentation		
10G PON Chipset	–	Refer to the documents in the Literature References section.

Positron Access
Martin Brouillard
mbrouillard@positronaccess.com
Sep 13, 2023 03:59PM (GMT+00:00)

4 Software and Firmware Features

This chapter describes the software and firmware features of 10G PON Chipset System Package 1.18.2.

4.1 Supported Features

Table 3 lists the features contained in the software and firmware release.

The features are marked as either:

- D: Developed, but not fully tested
- Y: Supported, that is, both developed and tested
- N: Not supported

This release does not cover any features described in the user documentation and contained in the delivered source code that are not marked or mentioned in this list.

This system package passed applicable BBF.247 issue 4 test cases for profiles A to F. The tests were performed with eOLT-GPON/XGS-PON equipment and test sets from MT2, as used by BBF-certified test labs.

The traffic tests were performed with different OLTs.

This boot mode was used for the verification:

- Linux: External serial EEPROM/flash via Quad Serial Peripheral Interface (QSPI)

Table 3 Supported Features

Feature	Supp.	Restrictions/Comments
PON Operation Modes		
ITU-T G.984	Y	G-PON
ITU-T G.987	Y	XG-PON
ITU-T G.9807	Y	XGS-PON
ITU-T G.989	D	NG-PON2, for evaluation only
PON Interoperability		
BBF TP-247i4	Y	Profiles A, B, C, D, E, F
Non PON Operation Modes		
Active Ethernet	D	–
ONU Management		
OMCI Stack	Y (SLA)	Test stack included, production solution depends on customer-specific requirements (IOP).
OLT Provisioning of UNI Interface	N	–
IP Host Managed Entity	Y	Multiple host instances supported
OMCI Mutual Authentication	Y	–
Packet Processing		
Direct Forwarding	Y	GEM port - UNI interface forwarding without bridging
TPID Translation	Y	Limited to 4 TPIDs
Upstream Untagged Frame Add Default VLAN Tag	Y	BBF.247 scope
Upstream Tagged Frame: One/Two/Ptag VLAN Tag Translation	Y	BBF.247 scope
Downstream Processing: Untagged Pass	N	–

Software and Firmware Features
Table 3 Supported Features (cont'd)

Feature	Supp.	Restrictions/Comments
Downstream Processing: Tagged Frame Translation/removal	Y	BBF.247 scope
Service Classification: ethertype+vlan+pbit	Y	BBF.247 scope
L2 Switching	Y	Unicast, multicast, and broadcast
L2 Learning/Aging	Y	With learning limitation per MAC bridge port
L2 Performance Counter	Y	Per ingress and egress UNI/GEM port
Priority Processing	Y	Downstream and upstream PCP based queuing
Color Marking	Y	Ingress and egress color marking as defined in traffic descriptor ME
Standard Traffic Management	Y	Strict priority
Standard Traffic Management	Y	WRR scheduling
Standard Traffic Management	Y	Dual-token bucket shaping
Hierarchical Scheduling	Y	64 queues WRR, hierarchical
Hierarchical Scheduling	N	Hierarchical, color-aware scheduling in combination with shaping
Buffer Reservation	Y	Buffer reservation and traffic isolation per queue, egress port
IP Passthrough	Y	IPv4 and IPv6 packet forwarding
LAN MACsec	Y	Linux API
Dual UNI Support	Y	BBF.247 scope
IGMP / Multicast		
Filter Multicast Streams Viewed by Subscribers Supported on the SFP Based on the Destination IP Address or the Source IP and Destination IP Address (SSM)	Y	–
Downstream Multicast Traffic with VLAN VID Translation	Y	BBF.247 scope
IGMP Messages Transferable to the OLT with Unicast Rules without Trapping to CPU	D	–
Trap IGMP Messages to CPU for Snooping	Y	–
1024 Dynamic Access Control List (DACL) Entries	Y	–
Broadcast GEM Port for Downstream Broadcast and Multicast Frames Arriving at the Network Facing Interface and Forward Based on the VID to UNI Port with VLAN Action	Y	BBF.247 scope
Downstream QoS		
DS UNI Port Supports Strict Priority Scheduling (8 Queue Model)	Y	–
DS QoS Mapping Based on Outer CVLAN Tag Pbit	Y	–
DS QoS Mapping Based on Pbit before VLAN Operation	Y	–

Software and Firmware Features
Table 3 Supported Features (cont'd)

Feature	Supp.	Restrictions/Comments
DS QoS Mapping Based on Downstream Queue Pointer from the GEM Port	Y	BBF.247 scope
Upstream QoS		
PON Side Upstream Strict Priority Scheduling (8 Queue Model)	Y	–
Multiple GEM Port and Multiple Queue Configuration Support within One TCONT	Y	–
Upstream Queue Sharing and Non Sharing Case; specifically, Multiple GEM Ports Able to Map to One Single Queue	Y	–
Upstream GEM Sharing and Non Sharing Case	Y	–
Pbit Translation and dscp-to-pbit Translation	Y	–
Single GEM Port with Multiple Queues	Y	–
CPU QoS		
CPU QoS	Y	Eight ingress CPU queues for CPU traffic
PON IP		
PLOAM Firmware	Y	–
AES Encryption and Decryption	Y	AES-128, upstream and downstream
FEC Support	Y	Upstream and downstream
Alarm and Performance Monitoring	Y	–
PON Power Saving Modes	D	Doze, cyclic, and watchful sleep
DBA Status Reporting	Y	–
Disable/Enable Dying Gasp	Y	–
Credential Update without Reboot	Y	–
PRBS Generator/Checker	Y	–
Optical Interface		
Optical Module Interface	Y	Connects to and controls the SFP-based optics or PMD devices for BOSA on board.
Two-Wire Master Interface (I ² C)	Y	Controls the optical module's or PMD's serial control bus.
Two-Wire Slave Interface (I ² C)	Y	DDMI support for external host
Two-Wire Bridge Mode (I ² C)	D	PMD calibration support
External Calibration of Optical Interfaces	Y	–
Time Synchronization		
SyncE SerDes		
G.8261 Timing and Synchronization Aspects in Packet Networks	Y	Supported except long-term hold over
G.8262 Wander Generation Limits	Y	For ITU-T G.984, ITU-T G.987, and ITU-T G.9807 towards LAN UNI
G.8262 Wander and Jitter Tolerance	Y	–

Software and Firmware Features
Table 3 Supported Features (cont'd)

Feature	Supp.	Restrictions/Comments
G.8262 Jitter Generation Limits	Y	–
G.8262 Short Term Transient Response	Y	Optical loss for 15 s, phase error less than 1 μ s
G.8262 Long Term Hold Over	N	Not required for SFP. Requires external TCXO.
G.8263 Packet Based Equipment Clock	N	Not planned, but hardware ready
G.8264 ESMC Generation	N	SyncE Status is supported
SyncE GPHY		
G.8261 Timing and Synchronization Aspects in Packet Networks	Y	Supported except long term hold over
G.8262 Wander Generation Limits	Y	For ITU-T G.984, ITU-T G.987, ITU-T G.9807 towards LAN UNI
G.8262 Wander and Jitter Tolerance	Y	–
G.8262 Jitter Generation Limits	Y	–
G.8262 Short Term Transient Response	Y	Optical loss for 15 s, phase error less than 1 μ s
G.8262 Long Term Hold Over	N	Not required for SFP. Requires external TCXO.
G.8263 Packet Based Equipment Clock	N	Not planned, but hardware ready
G.8264 ESMC Generation	N	SyncE status is supported.
PTP V2		
PTP over SerDes	Y	Ethernet, UDP
PTP over Internal GPHY	Y	Ethernet, UDP
PTP Support on Dual Ethernet Ports	Y	–
PTP Driver Support for 1- and 2-Step Modes	Y	SYNC and DELAY_REQ packets with correct time stamp format
/dev/ptp Devices	Y	PTP kernel API for clock control verified
PTP Packet Rate	Y	16 and 128 packets/sec rates tests pass. No missing packets seen by Paragon-X.
PON-to-LAN PTP Clock Sync with phc2sys	Y	–
Linux PTP	Y	Version 2.0 with all MaxLinear patches
G.8273.2 Class A and Class B Compliance	Y	–
G.8273.2 MOOC	Y	–
G.8275.1 Telecom Profiles Compliance	Y	–
G.8271.1 Network Limits for Time Synchronization in Packet Networks	N	Hardware ready
Linux PTP Startup Scripts	Y	–
1PPS/ToD		
1PPS Output	Y	–
Configurable Periodic Output PPS	Y	–
ToD Output Multiplexer	Y	–
NMEA ToD	Y	GPZDA, GPZDG
G.8271 ToD	Y	–

Table 3 Supported Features (cont'd)

Feature	Supp.	Restrictions/Comments
Type B Protection Optical Loss - for less than 100 ms		
G.8262 Short Term Transient Response	Y	–
PLOAM State Machine	Y	–
Rogue ONU		
Rogue ONU	Y	–
Rogue ONU Auto-Detection	Y	Based on TX_FAULT signal from PMD
Rogue ONU Broadcast PLOAM Shutdown	Y	Laser disable or reboot
Rogue ONU Test Trigger	Y	–
FTTdp		
G.int Support	N	–
OAM		
OAM Support	Y	Kernel space API only
LCT		
LCT Local Craft Terminal	Y	–
Voice		
TAPI Demo	N	Available on request
TAPI Driver	Y	–
UBOOT		
MDIO Control for External PHY	Y	–

4.2 PON Transceivers

Table 4 lists the PON transceivers used in testing with the MaxLinear SFU reference board 10G PON Development Kit EASY PRX321 REF BOARD.

Table 4 PON Transceivers

Mode	Vendor	Model
XGS-PON	Superxon	SOGX2699-PSGA
G-PON	Municom	MUN-SFP-GPON-ONUB-B34-20-DDK

The MaxLinear SFP+ reference board 10G PON Development Kit EASY PRX126 REF BOARD V1.3 is equipped with these devices:

- MACOM M2180 PMD
- Source Photonics 10G EPON ONU BOSA (XGS-PON)

The MaxLinear SFP+ reference board 10G PON Development Kit EASY PRX126 REF BOARD V2.2 is equipped with these devices:

- Semtech GN28L96 PMD
- EZconn 10G 1270 nm / 1577 nm APD-TIA ONU BOSA, Model: EBS566272-B3216

5 Changes

For a full list of the changes, refer to the detailed ChangeLog files, which are part of the component packages.

Table 5 Fixes

Issue	Description
PONRTSYS-10408	Fixed the MT2 test 6.9.5 error in the measurement or alarm handling
PONRTSYS-10430	Fixed the sporadic frame drop in a IGMPv3-configured scenario on a specific OLT
PONRTSYS-11501	Fixed the 50% downstream traffic reduction when adding/removing VLAN service
PONRTSYS-11680	Fixed the arbitrary code injection vulnerability in MIB file copy
PONRTSYS-11767	OMCI ME 334 Ethernet frame extend PM – Fixed the octets for US frame counter occasionally not populated
PONRTSYS-11782	Fixed the 2.5G USXGMII mode when using an external Marvell AQC113 10G PHY
PONRTSYS-12192	Fixed the memory leaks in OMCI CLI for functions showing table data
PONRTSYS-12352	Fixed upstream EndTime calculation
PONRTSYS-12401	Fixed the secure boot build and image

Table 6 Changes

Issue	Description
PONRTSYS-12278	Added support for 74 km maximum differential distance for GPON
PONRTSYS-12398	Added IOP bit to reduce latency by providing a lower limit of request size for XGS-PON
PONRTSYS-12451	Added IOP bit to increase PON_REQUESTING_MINIMUM to 10 kbyte for XGS-PON

5.1 U-Boot Must Match Linux

The software image built with this SDK must be used together with a U-Boot version 2016.07-INTEL-v-3.1.210 or later and its corresponding U-Boot environment.

5.2 Signaling of LOS on SFP+

The LOS condition is propagated from WAN to LAN port.

Note: For 1588/SyncE measurements with Paragon-X, the SFP+ ONU must be connected to an OLT to avoid LOS signaling. This is a known issue of the Paragon software.

5.3 1PPS Output Signal on SFP+

By default, the 1PPS output signal to SFP+ pin 9 is disabled in the DTS.

It is enabled in the DTS or with this PON CLI command:

```
$ pon pin_config_set 1 2
```

or with the respective PON library function.

5.4 Access via Telnet Is Not Supported

Local access via Telnet to the Linux command line is no longer supported for system security. Use SSH instead.

6 Open Issues

Table 7 lists the currently open high priority issues of 10G PON Chipset System Package 1.18.2.

Table 7 Open Issues

Issue	Description	Status
PONRTSYS-7524	Subset of counters does not increment values	In progress
PONRTSYS-8066	<code>ethtool --show-eee</code> reports incorrect link modes with Aquantia PHY	In progress
PONRTSYS-8671	LAN Ethernet link state indication is not working correctly	In progress
PONRTSYS-8803	DP rejects pmapper operations without a linked GEM port	In progress
PONRTSYS-10675	Occasional lack of traffic after fiber reconnects under traffic	In progress
PONRTSYS-10734	Inconsistent default WRED queue setting in CPU queues ¹⁾	In progress
PONRTSYS-10745	TX power readout is broken for Source Photonics SFPs	In progress
PONRTSYS-11077	BBF TP-247 6.3.8 G-PON occasionally fails	In progress
PONRTSYS-11210	The ONU MemFree decreases constantly during OLT bandwidth reconfiguration with traffic	In progress
PONRTSYS-11211	Doing admin down results in errors when using VLAN-aware bridging	In progress
PONRTSYS-11849	The internal 2.5G Ethernet PHY is not down when LAN interface is down	In progress

1) This is solved for SYS_1.20.0 and is still open for SYS_1.18.2.

Positron Access
 Martin Brouillard
 mbrouillard@positronaccess.com
 Sep 13, 2023 03:59PM (GMT+00:00)

7 Known Restrictions

Table 8 lists the currently known restrictions of 10G PON Chipset System Package 1.18.2.

Table 8 Known Restrictions

Functionality	Remark
Ethernet PHY	
In 2.5GbE mode, a Bit Error Ratio (BER) exceeding IEEE802.3 limits is sometimes observed for loop length above 80 m with Cat5e cables.	–
1000BASE-T EEE IOP issues against Marvell 88E1543, Vitesse VSC7428, Intel Ethernet Connection I219-LM, Atheros AR8151/8165/8171, Realtek RTL8218, RTL8370M, and RTL8376.	A low rate packet loss was observed on a few link-ups. Most of the failures are in DUT slave mode and at 100 m.
2.5GBASE-T EEE IOP issues against Aquantia AQC412, AQC113, and Marvell 88X3340 after testing with Spirent TestCentre.	Low rate packet loss and links drop were observed. 2.5GbE EEE support is disabled by default.
QoS	
QoS Buffer Reservation feature does not work in XGS-PON.	The effect is only visible when the number of queues dimensioned for 10G traffic is larger than 19. Configurations with two T-CONTs of eight queues each or multiple T-CONTs of one queue each are not affected. Improvements are under investigation. Refer to [10] .
PON	
The pon_lib and pon_net_lib functions must be called from a single thread only. The implementation is not thread safe.	–

Positron Access
 Martin Brouillard
 mbrouillard@positronaccess.com
 Sep 13, 2023 03:59PM (GMT+00:00)

Literature References

- [1] 10G PON Chipset PRX120 Data Sheet Rev. 2.5
- [2] 10G PON Chipset PRX126 Data Sheet Rev. 3.6
- [3] 10G PON Chipset PRX321 Data Sheet Rev. 3.5
- [4] 10G PON Chipset System Overview Rev. 3.0
- [5] 10G PON Chipset 10G PON Subsystem Software Overview Rev. 2.0
- [6] 10G PON Subsystem Programmer's Guide Rev. 2.3
- [7] 10G PON Development Kit EASY PRX321 REF BOARD V1.10.2 HW6.1.02 Hardware Design Guide Rev. 1.2
- [8] 10G PON Chipset PRX126 Design Considerations Application Note Rev. 1.1
- [9] 10G PON Chipset PRX126 SFP+ Thermal Design Guidelines Application Note Rev. 1.0
- [10] 10G PON Chipset Packet Buffer Application Note Rev. 1.0

Attention: Refer to the latest revision of the documents.

Positron Access
Martin Brouillard
mbrouillard@positronaccess.com
Sep 13, 2023 03:59PM (GMT+00:00)